31
TITLE: Using Artificial Neural Networks for Analog Integrated Circuit Design Automation
AUTHORS: João P S Rosa; Daniel J D Guerra; Nuno C G Horta ; Ricardo M F Martins ; Nuno C C Lourenço;
PUBLISHED: 2020, SOURCE: SpringerBriefs in Applied Sciences and Technology
INDEXED IN: CrossRef
IN MY: ORCID
32
TITLE: Yield-aware analog IC design and optimization in nanometer-scale technologies
AUTHORS: Canelas, AML; Guilherme, JMC; Horta, NCG ;
PUBLISHED: 2020, SOURCE: Yield-Aware Analog IC Design and Optimization in Nanometer-scale Technologies
INDEXED IN: Scopus CrossRef: 3
IN MY: ORCID
33
TITLE: A 302 uW CMOS temperature sensor to compensate frequency drift for an oscillator
AUTHORS: Zangpo, J; Dorji, G; Guilherme, J; Horta, N ;
PUBLISHED: 2019, SOURCE: 9th Annual Information Technology, Electromechanical Engineering and Microelectronics Conference, IEMECON 2019 in IEMECON 2019 - 9th Annual Information Technology, Electromechanical Engineering and Microelectronics Conference
INDEXED IN: Scopus CrossRef
IN MY: ORCID
34
TITLE: A Low-Noise CMOS Inverter-Based OTA for Biomedical and Healthcare Signal Receivers
AUTHORS: Povoa, R; Martins, R ; Lourenco, N; Canelas, A; Horta, N ; Goas, J;
PUBLISHED: 2019, SOURCE: 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in 2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019)
INDEXED IN: WOS CrossRef
IN MY: ORCID
35
TITLE: Artificial Neural Networks as an Alternative for Automatic Analog IC Placement
AUTHORS: Guerra, D; Canelas, A; Povoa, R; Horta, N ; Lourenco, N; Martins, R ;
PUBLISHED: 2019, SOURCE: 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in 2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019)
INDEXED IN: Scopus WOS CrossRef: 3
IN MY: ORCID
36
TITLE: Circuit and layout level validation
AUTHORS: Santos, M; Guilherme, J; Horta, N ;
PUBLISHED: 2019, SOURCE: Lecture Notes in Electrical Engineering, VOLUME: 558
INDEXED IN: Scopus CrossRef
IN MY: ORCID
37
TITLE: Evaluation of the Prototype
AUTHORS: Mauro Santos; Jorge Guilherme; Nuno Horta ;
PUBLISHED: 2019, SOURCE: Lecture Notes in Electrical Engineering - Logarithmic Voltage-to-Time Converter for Analog-to-Digital Signal Conversion
INDEXED IN: CrossRef
IN MY: ORCID
38
TITLE: Evaluation of the prototype
AUTHORS: Santos, AMP; Guilherme, J; Horta, N ;
PUBLISHED: 2019, SOURCE: Lecture Notes in Electrical Engineering, VOLUME: 558
INDEXED IN: Scopus
IN MY: ORCID
39
TITLE: Future work and conclusions
AUTHORS: Santos, M; Guilherme, J; Horta, N ;
PUBLISHED: 2019, SOURCE: Lecture Notes in Electrical Engineering, VOLUME: 558
INDEXED IN: Scopus CrossRef
IN MY: ORCID
40
TITLE: Hard and Soft Constraints for Multi-objective Analog IC Sizing Optimization
AUTHORS: Lourenco, N; Martins, R ; Canelas, A; Povoa, R; Horta, N ; Moutaye, E;
PUBLISHED: 2019, SOURCE: 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in 2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019)
INDEXED IN: WOS CrossRef
IN MY: ORCID
Page 4 of 27. Total results: 270.