Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Ricardo Miguel Ferreira Martins
AuthID:
R-00H-CF3
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (25)
Book Chapter (22)
Article (15)
Editorial Material (1)
Book (1)
Year Start - End:
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 64
21
TITLE:
Introduction
AUTHORS:
João P S Rosa
; Daniel J D Guerra;
Nuno C G Horta
;
Ricardo M F Martins
;
Nuno C C Lourenço
;
PUBLISHED:
2019
,
SOURCE:
Using Artificial Neural Networks for Analog Integrated Circuit Design Automation - SpringerBriefs in Applied Sciences and Technology
INDEXED IN:
CrossRef
22
TITLE:
On the Exploration of Design Tradeoffs in Analog IC Placement with Layout-dependent Effects
AUTHORS:
Martins, R
;
Lourenco, N
;
Povoa, R
;
Horta, N
;
PUBLISHED:
2019
,
SOURCE:
16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)
in
2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019)
INDEXED IN:
Scopus
WOS
CrossRef
:
2
IN MY:
ORCID
23
TITLE:
Related Work
AUTHORS:
João P S Rosa
; Daniel J D Guerra;
Nuno C G Horta
;
Ricardo M F Martins
;
Nuno C C Lourenço
;
PUBLISHED:
2019
,
SOURCE:
Using Artificial Neural Networks for Analog Integrated Circuit Design Automation - SpringerBriefs in Applied Sciences and Technology
INDEXED IN:
CrossRef
24
TITLE:
Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing
AUTHORS:
Lourenco, N
; Afacan, E;
Martins, R
;
Passos, F
;
Canelas, A
;
Povoa, R
;
Horta, N
; Dundar, G;
PUBLISHED:
2019
,
SOURCE:
16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)
in
2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019)
INDEXED IN:
WOS
CrossRef
IN MY:
ORCID
25
TITLE:
A 20 DB Gain Two-Stage Low-Noise Amplifier with High Yield for 5 GHz Applications
AUTHORS:
Canelas, A; Povoa, R;
Martins, R
;
Lourenco, N
;
Guilherme, J
;
Horta, N
;
PUBLISHED:
2018
,
SOURCE:
15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2018
in
SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
INDEXED IN:
Scopus
CrossRef
:
1
IN MY:
ORCID
26
TITLE:
On the Exploration of Promising Analog IC Designs via Artificial Neural Networks
AUTHORS:
Lourenco, N
; Rosa, J;
Martins, R
;
Aidos, H
; Canelas, A; Povoa, R;
Horta, N
;
PUBLISHED:
2018
,
SOURCE:
15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2018
in
SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
INDEXED IN:
Scopus
CrossRef
:
2
IN MY:
ORCID
27
TITLE:
Single-Stage Amplifier Biased by Voltage Combiners With Gain and Energy-Efficiency Enhancement
AUTHORS:
Ricardo Povoa
;
Nuno Lourenco
;
Ricardo Martins
;
Antonio Canelas
;
Nuno Cavaco G Gomes Horta
;
Joao Goes
;
PUBLISHED:
2018
,
SOURCE:
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS,
VOLUME:
65,
ISSUE:
3
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
28
TITLE:
Single-Stage OTA Biased by Voltage-Combiners With Enhanced Performance Using Current Starving
AUTHORS:
Povoa, R
;
Lourenco, N
;
Martins, R
;
Canelas, A
;
Horta, N
;
Goes, J
;
PUBLISHED:
2018
,
SOURCE:
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS,
VOLUME:
65,
ISSUE:
11
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
29
TITLE:
AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation
Full Text
AUTHORS:
Nuno Lourenco
;
Ricardo Martins
;
Antonio Canelas
;
Ricardo Povoa
;
Nuno Horta
;
PUBLISHED:
2016
,
SOURCE:
INTEGRATION-THE VLSI JOURNAL,
VOLUME:
55
INDEXED IN:
Scopus
WOS
CrossRef
:
16
IN MY:
ORCID
30
TITLE:
Current-flow and current-density-aware multi-objective optimization of analog IC placement
Full Text
AUTHORS:
Ricardo Martins
;
Ricardo Povoa
;
Nuno Lourenco
;
Nuno Horta
;
PUBLISHED:
2016
,
SOURCE:
INTEGRATION-THE VLSI JOURNAL,
VOLUME:
55
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 3 of 7. Total results: 64.
<<
<
1
2
3
4
5
6
7
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service