Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
João Manuel Paiva Cardoso
AuthID:
R-000-75E
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (129)
Article (56)
Book Chapter (30)
Editorial Material (29)
Proceedings (11)
Book (6)
Unpublished (5)
Year Start - End:
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 266
231
TITLE:
Applied reconfigurable computing
Full Text
AUTHORS:
Joao M P Cardoso
;
George A Constantinides
;
PUBLISHED:
2006
,
SOURCE:
INTERNATIONAL JOURNAL OF ELECTRONICS,
VOLUME:
93,
ISSUE:
6
INDEXED IN:
Scopus
WOS
CrossRef
IN MY:
ORCID
|
ResearcherID
|
CIÊNCIAVITAE
232
TITLE:
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics): Preface
AUTHORS:
Bertels, K;
Cardoso, J
; Vassiliadis, S;
PUBLISHED:
2006
,
SOURCE:
2nd International Workshop on Applied Reconfigurable Computing, ARC 2006
in
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),
VOLUME:
3985 LNCS
INDEXED IN:
Scopus
IN MY:
ORCID
|
CIÊNCIAVITAE
233
TITLE:
Mesh Mapping Exploration for Coarse-Grained Reconfigurable Array Architectures
AUTHORS:
Marcos Vinícius da Silva;
Ricardo S Ferreira
; Alisson Garcia;
João M P Cardoso
;
PUBLISHED:
2006
,
SOURCE:
2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006
in
2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006, San Luis Potosi, Mexico, September 20-22, 2006
INDEXED IN:
Scopus
DBLP
CrossRef
:
8
IN MY:
ORCID
|
ResearcherID
|
DBLP
|
CIÊNCIAVITAE
234
TITLE:
Reconfigurable Computing: Architectures and Applications. Second International Workshop, ARC 2006, Delft, The Netherlands, March 1-3, 2006 Revised Selected Papers (Lecture Notes in Computer Science)
AUTHORS:
Koen Bertels;
João M P Cardoso
;
Stamatis Vassiliadis
;
PUBLISHED:
2006
,
SOURCE:
Lecture Notes in Computer Science
INDEXED IN:
CrossRef
Openlibrary
IN MY:
ORCID
|
ResearcherID
|
CIÊNCIAVITAE
235
TITLE:
Reconfigurable Computing: Architectures and Applications, Second International Workshop, ARC 2006, Delft, The Netherlands, March 1-3, 2006, Revised Selected Papers
AUTHORS:
Koen Bertels
;
João M P Cardoso
; Stamatis Vassiliadis;
PUBLISHED:
2006
,
SOURCE:
ARC,
VOLUME:
3985
INDEXED IN:
DBLP
IN MY:
ORCID
|
DBLP
236
TITLE:
Regular expression matching for reconfigurable packet inspection
AUTHORS:
Joao Bispo
;
Ioannis Sourdis
;
Joao M P Cardoso
;
Stamatis Vassiliadis
;
PUBLISHED:
2006
,
SOURCE:
5th IEEE International Conference on Field Programmable Technology
in
2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
73
IN MY:
ORCID
|
ResearcherID
|
DBLP
|
CIÊNCIAVITAE
237
TITLE:
A test infrastructure for compilers targeting FPGAs
AUTHORS:
Rodrigues, RMM;
Cardoso, JMP
;
PUBLISHED:
2005
,
SOURCE:
International Workshop on Applied Reconfigurable Computing 2005, ARC 2005
in
ARC 2005 - International Workshop on Applied Reconfigurable Computing 2005
INDEXED IN:
Scopus
IN MY:
ORCID
|
CIÊNCIAVITAE
238
TITLE:
An infrastructure to functionally test designs generated by compilers targeting FPGAs
PDF
Full Text
AUTHORS:
Rodrigues, R;
Cardoso, JMP
;
PUBLISHED:
2005
,
SOURCE:
Design, Automation and Test in Europe Conference and Exhibition (DATE 05)
in
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
VOLUME:
I
INDEXED IN:
Scopus
WOS
DBLP
arXiv
CrossRef
:
3
IN MY:
ORCID
|
ResearcherID
|
DBLP
|
CIÊNCIAVITAE
239
TITLE:
CHIADO - Compilation of high-level computationally intensive algorithms to dynamically reconfligurable computing systems
AUTHORS:
Cardoso, JMP
;
PUBLISHED:
2005
,
SOURCE:
Conference on VLSI Circuits and Systems II
in
VLSI Circuits and Systems II, Pts 1 and 2,
VOLUME:
5837
INDEXED IN:
Scopus
WOS
CrossRef
:
1
IN MY:
ORCID
|
ResearcherID
|
CIÊNCIAVITAE
240
TITLE:
Compilation and temporal partitioning for a coarse-grain reconfigurable architecture
Full Text
AUTHORS:
Cardoso, JMP
;
Weinhardt, M
;
PUBLISHED:
2005
,
SOURCE:
New Algorithms, Architectures and Applications for Reconfigurable Computing
INDEXED IN:
Scopus
CrossRef
:
2
IN MY:
ORCID
|
ResearcherID
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 24 of 27. Total results: 266.
<<
<
19
20
21
22
23
24
25
26
27
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service