Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
João Manuel Paiva Cardoso
AuthID:
R-000-75E
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (128)
Article (56)
Editorial Material (27)
Book Chapter (23)
Proceedings (11)
Book (6)
Unpublished (5)
Year Start - End:
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 256
61
TITLE:
Foreword to the special issue of the 18th IEEE international conference on computational science and engineering (CSE2015). Editorial
Full Text
AUTHORS:
Christian Plessl
;
Guojing J Cong
;
Joao M P Cardoso
;
PUBLISHED:
2017
,
SOURCE:
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE,
VOLUME:
29,
ISSUE:
7
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
62
TITLE:
Foreword to the Special Section on Reconfigurable Computing
Full Text
AUTHORS:
Steven Derrien; Kubilay Atasu;
Joao M P Cardoso
; Juergen Becker;
PUBLISHED:
2017
,
SOURCE:
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
VOLUME:
88,
ISSUE:
2
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
63
TITLE:
Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces
Full Text
AUTHORS:
Nuno M C Paulino
;
Joao Canas Ferreira
;
Joao M P Cardoso
;
PUBLISHED:
2017
,
SOURCE:
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,
VOLUME:
25,
ISSUE:
1
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
6
IN MY:
ORCID
|
DBLP
|
CIÊNCIAVITAE
64
TITLE:
Impact of Compiler Phase Ordering When Targeting GPUs
AUTHORS:
Ricardo Nobre
;
Luís Reis
;
João M P Cardoso
;
PUBLISHED:
2017
,
SOURCE:
International Workshops on Parallel Processing, Euro-Par 2017
in
Euro-Par 2017: Parallel Processing Workshops - Euro-Par 2017 International Workshops, Santiago de Compostela, Spain, August 28-29, 2017, Revised Selected Papers,
VOLUME:
10659
INDEXED IN:
Scopus
DBLP
CrossRef
:
1
IN MY:
ORCID
|
DBLP
|
CIÊNCIAVITAE
65
TITLE:
Introduction to the special issue on architecture of computing systems
Full Text
AUTHORS:
Hannig, F
;
Cardoso, JMP
; Fey, D;
PUBLISHED:
2017
,
SOURCE:
JOURNAL OF SYSTEMS ARCHITECTURE,
VOLUME:
77
INDEXED IN:
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
66
TITLE:
Introduction to the Special Section on FPL 2015
Full Text
AUTHORS:
Joao M P Cardoso
; Cristina Silvano;
PUBLISHED:
2017
,
SOURCE:
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS,
VOLUME:
10,
ISSUE:
2
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
67
TITLE:
LARA as a language-independent aspect-oriented programming approach
AUTHORS:
Pedro Pinto
;
Tiago Carvalho
;
João Bispo
;
João M P Cardoso
;
PUBLISHED:
2017
,
SOURCE:
32nd Annual ACM Symposium on Applied Computing, SAC 2017
in
Proceedings of the Symposium on Applied Computing, SAC 2017, Marrakech, Morocco, April 3-7, 2017,
VOLUME:
Part F128005
INDEXED IN:
Scopus
DBLP
CrossRef
:
5
IN MY:
ORCID
|
DBLP
|
CIÊNCIAVITAE
68
TITLE:
Message from ANDARE'17 general and program chairs
AUTHORS:
Bartolini, A;
Cardoso, JMP
; Silvano, C; Palermo, G; Barbosa, J; Marongiu, A; Mustafa, D; Rohou, E; Mantovani, F; Agosta, G; Martinovic, J; Pingali, K; Slaninová, K; Benini, L; Cytowski, M; Palkovic, M; Gerndt, M; Sanna, N;
Diniz, P
; Rusitoru, R;
Eigenmann, R;
Patki, T;
Fahringer, T;
Rosendard, T;
...More
PUBLISHED:
2017
,
SOURCE:
1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems, ANDARE 2017
in
ACM International Conference Proceeding Series,
VOLUME:
Part F132205
INDEXED IN:
Scopus
IN MY:
ORCID
69
TITLE:
Message from general and program co-chairs
AUTHORS:
Cardoso, JMP
; Huebner, M; Agosta, G; Silvano, C;
PUBLISHED:
2017
,
SOURCE:
8th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 6th Workshop on Design Tools and Architectures For Multicore Embedded Computing Platforms, PARMA-DITAM 2017
in
ACM International Conference Proceeding Series,
VOLUME:
Part F126743
INDEXED IN:
Scopus
IN MY:
ORCID
70
TITLE:
On Coding Techniques for Targeting FPGAs via OpenCL
AUTHORS:
Nuno Paulino
;
Luís Reis
;
João M P Cardoso
;
PUBLISHED:
2017
,
SOURCE:
Parallel Computing is Everywhere, Proceedings of the International Conference on Parallel Computing, ParCo 2017, 12-15 September 2017, Bologna, Italy,
VOLUME:
32
INDEXED IN:
Scopus
DBLP
IN MY:
ORCID
|
DBLP
|
CIÊNCIAVITAE
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 7 of 26. Total results: 256.
<<
<
3
4
5
6
7
8
9
10
11
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service