Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
João Paulo de Castro Canas Ferreira
AuthID:
R-000-7A5
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (58)
Article (28)
Book Chapter (7)
Editorial Material (3)
Year Start - End:
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 96
51
TITLE:
Trace-Based Reconfigurable Acceleration with Data Cache and External Memory Support
AUTHORS:
Nuno Paulino
;
Joao Canas Ferreira
;
Joao M P Cardoso
;
PUBLISHED:
2014
,
SOURCE:
12th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA)
in
2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA)
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
4
IN MY:
ORCID
|
ResearcherID
|
DBLP
52
TITLE:
A FRAMEWORK FOR HARDWARE CELLULAR GENETIC ALGORITHMS: AN APPLICATION TO SPECTRUM ALLOCATION IN COGNITIVE RADIO
AUTHORS:
Pedro Vieira dos Santos;
Jose Carlos Alves
;
Joao Canas Ferreira
;
PUBLISHED:
2013
,
SOURCE:
23rd International Conference on Field Programmable Logic and Applications (FPL)
in
2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
9
IN MY:
ORCID
|
ResearcherID
|
DBLP
53
TITLE:
Architecture for Transparent Binary Acceleration of Loops with Memory Accesses
Full Text
AUTHORS:
Nuno Paulino
;
Joao Canas Ferreira
;
Joao M P Cardoso
;
PUBLISHED:
2013
,
SOURCE:
9th International Applied Reconfigurable Computing Symposium (ARC)
in
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS,
VOLUME:
7806
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
2
IN MY:
ORCID
|
ResearcherID
|
DBLP
54
TITLE:
LARA experiments
AUTHORS:
Goncalves, F
; Petrov, Z; De F. Coutinho, JG; Nane, R; Sima, VM;
Cardoso, JMP
; Werner, S; Bhattacharya, S;
Carvalho, T
; Nobre, R; De Sa, J; Teixeira, J;
Diniz, PC
; Bertels, K; Constantinides, G; Luk, W; Becker, J;
Alves, JC
;
Ferreira, JC
; Almeida, GM;
PUBLISHED:
2013
,
SOURCE:
Compilation and Synthesis for Embedded Reconfigurable Systems: An Aspect-Oriented Approach,
VOLUME:
9781461448945
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
55
TITLE:
Register Transfer Level Workflow for Application and Evaluation of Soft Error Mitigation Techniques
AUTHORS:
Filipe Sousa; Francis Anghinolfi;
Joao Canas Ferreira
;
PUBLISHED:
2013
,
SOURCE:
16th Euromicro Conference on Digital System Design (DSD)
in
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013)
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
ResearcherID
|
DBLP
56
TITLE:
Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011)
Full Text
AUTHORS:
Jose Machado da Silva
;
Sylvie Renaud
;
Joao Canas Ferreira
;
PUBLISHED:
2013
,
SOURCE:
MICROELECTRONICS JOURNAL,
VOLUME:
44,
ISSUE:
10
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
ResearcherID
|
DBLP
57
TITLE:
The REFLECT design-flow
AUTHORS:
Cardoso, JMP
; De F. Coutinho, JG; Nane, R; Sima, VM; Olivier, B;
Carvalho, T
; Nobre, R;
Diniz, PC
; Petrov, Z; Bertels, K;
Gonçalves, F
; Van Someren, H; Hübner, M;
Constantinides, G
; Luk, W; Becker, J;
Krátký, K
; Bhattacharya, S;
Alves, JC
;
Ferreira, JC
;
PUBLISHED:
2013
,
SOURCE:
Compilation and Synthesis for Embedded Reconfigurable Systems: An Aspect-Oriented Approach,
VOLUME:
9781461448945
INDEXED IN:
Scopus
CrossRef
:
1
IN MY:
ORCID
58
TITLE:
Tool to Support Computer Architecture Teaching and Learning
AUTHORS:
Bruno Nova;
Joao C Ferreira
;
Antonio Araujo
;
PUBLISHED:
2013
,
SOURCE:
1st International Conference of the Portuguese-Society-for-Engineering-Education (CISPEE)
in
2013 1ST INTERNATIONAL CONFERENCE OF THE PORTUGUESE SOCIETY FOR ENGINEERING EDUCATION (CISPEE)
INDEXED IN:
Scopus
WOS
CrossRef
:
10
IN MY:
ORCID
|
ResearcherID
59
TITLE:
Transparent runtime migration of loop-based traces of processor instructions to reconfigurable processing units
Full Text
AUTHORS:
Bispo, J
;
Paulino, N
;
Cardoso, JMP
;
Ferreira, JC
;
PUBLISHED:
2013
,
SOURCE:
International Journal of Reconfigurable Computing,
VOLUME:
2013
INDEXED IN:
Scopus
DBLP
CrossRef
:
6
IN MY:
ORCID
|
ResearcherID
|
DBLP
60
TITLE:
Transparent Trace-Based Binary Acceleration for Reconfigurable HW/SW Systems
AUTHORS:
Joao Bispo
;
Nuno Paulino
;
Joao M P Cardoso
;
Joao C Ferreira
;
PUBLISHED:
2013
,
SOURCE:
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS,
VOLUME:
9,
ISSUE:
3
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
10
IN MY:
ORCID
|
ResearcherID
|
DBLP
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 6 of 10. Total results: 96.
<<
<
2
3
4
5
6
7
8
9
10
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service