51
TITLE: Generating Worst-Case Stimuli for Accurate Power Grid Analysis
AUTHORS: Pedro Marques Morgado; Paulo F Flores ; Jose C Monteiro ; Silveira, L. Miguel ;
PUBLISHED: 2009, SOURCE: 18th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) in INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, VOLUME: 5349
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
52
TITLE: Parameter Timing in SVM-Based Power Macro-Modeling
AUTHORS: Antonio Gusmao; Silveira, L. Miguel ; Jose Monteiro ;
PUBLISHED: 2009, SOURCE: 10th International Symposium on Quality Electronic Design in ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
53
TITLE: Power and Delay Comparison of Binary and Quaternary Arithmetic Circuits
AUTHORS: Cristiano Lazzari; Paulo Flores ; Jose Carlos Monteiro ;
PUBLISHED: 2009, SOURCE: 3rd International Conference on Signals, Circuits and Systems in 2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009)
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
54
TITLE: Computation of the minimal set of paths for observability-based statement coverage
AUTHORS: Costa, J; Monteiro, J ;
PUBLISHED: 2008, SOURCE: 15th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2008 in Proceedings of The 15th International Conference Mixed Design of Integrated Circuits and Systems, MIXDES 2008
INDEXED IN: Scopus
IN MY: ORCID
55
TITLE: Efficient dedicated multiplication blocks for 2's complement radix-16 and radix-256 array multipliers
AUTHORS: Pieper, LZ; Da Costa, EAC; De Almeida, SJM; Bampi, S; Monteiro, JC ;
PUBLISHED: 2008, SOURCE: 2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008 in 2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008
INDEXED IN: Scopus CrossRef
IN MY: ORCID
56
TITLE: Exact and approximate algorithms for the optimization of area and delay in multiple constant multiplications  Full Text
AUTHORS: Levent Aksoy ; Eduardo Da Costa; Paulo Flores ; Jose Monteiro ;
PUBLISHED: 2008, SOURCE: IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOLUME: 27, ISSUE: 6
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
57
TITLE: A comparison of layout implementations of pipelined and non-pipelined signed radix-4 array multiplier and modified booth multiplier architectures
AUTHORS: de Oliveira, LL; Santos, C; Ferrao, D; Costa, E; Monteiro, J ; Martins, JB; Bampi, S; Reis, R;
PUBLISHED: 2007, SOURCE: IFIP International Federation for Information Processing, VOLUME: 240
INDEXED IN: Scopus CrossRef
IN MY: ORCID
58
TITLE: A new array architecture for signed multiplication using Gray encoded radix-2(m) operands  Full Text
AUTHORS: da Costa, E; Monteiro, J ; Bampi, S;
PUBLISHED: 2007, SOURCE: INTEGRATION-THE VLSI JOURNAL, VOLUME: 40, ISSUE: 2
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
59
TITLE: Effect of number representation on the achievable minimum number of operations in multiple constant multiplications  Full Text
AUTHORS: Levent Aksoy ; Ece Cay Gunes; Eduardo Costa; Paulo Flores ; Jose Monteiro ;
PUBLISHED: 2007, SOURCE: IEEE Workshop on Signal Processing Systems in 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
60
TITLE: Minimum number of operations under a general number representation for digital filter synthesis
AUTHORS: Levent Aksoy ; Eduardo Costa; Paulo Flores ; Jose Monteiro ;
PUBLISHED: 2007, SOURCE: 18th European Conference on Circuit Theory Design in 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
Page 6 of 10. Total results: 98.