André Vaz da Silva Fidalgo
AuthID: R-001-F04
21
TITLE: Using NEXUS compliant debuggers for real time fault injection on microprocessors
AUTHORS: José M Ferreira; André Fidalgo; Manuel Gericota; Gustavo Alves;
PUBLISHED: 2006
AUTHORS: José M Ferreira; André Fidalgo; Manuel Gericota; Gustavo Alves;
PUBLISHED: 2006
INDEXED IN: 
Handle
Handle22
TITLE: OCD-FI, On-Chip Debugging and Fault Injection for validating microprocessor based dependable systems
AUTHORS: André V Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2006, SOURCE: II Jornadas sobre Sistemas Reconfiguráveis (REC’06)
AUTHORS: André V Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2006, SOURCE: II Jornadas sobre Sistemas Reconfiguráveis (REC’06)
INDEXED IN: Handle
Handle23
TITLE: Real Time Fault Injection Using On Chip Debug Infrastructures – A Case Study
AUTHORS: André V Fidalgo; Manuel G Gericota; Gustavo R Alves; José Ferreira;
PUBLISHED: 2006, SOURCE: Proceedings of the XXI Conference on Design of Circuits and Integrated Systems (DCIS2006)
AUTHORS: André V Fidalgo; Manuel G Gericota; Gustavo R Alves; José Ferreira;
PUBLISHED: 2006, SOURCE: Proceedings of the XXI Conference on Design of Circuits and Integrated Systems (DCIS2006)
INDEXED IN: Handle
Handle24
TITLE: A modified debugging infrastructure to assist real time fault injection campaigns
AUTHORS: André Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2006, SOURCE: IEEE Design and Diagnostics of Electronic Circuits and systems, 2006
AUTHORS: André Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2006, SOURCE: IEEE Design and Diagnostics of Electronic Circuits and systems, 2006
INDEXED IN: Handle
Handle IN MY: 
ORCID
ORCID25
TITLE: On the use of debug and test infrastructures for validating microprocessor based dependable systems through fault injection
AUTHORS: André V Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2005
AUTHORS: André V Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2005
INDEXED IN: Handle
Handle26
TITLE: Injecção de Falhas por Varrimento Periférico em Processadores
AUTHORS: André Fidalgo; Gustavo R Alves; Luis F Santos; Mário Zenha Rela;
PUBLISHED: 2005, SOURCE: 6º Encontro Nacional do Colégio de Engenharia Electrotécnica, ENDIEL
AUTHORS: André Fidalgo; Gustavo R Alves; Luis F Santos; Mário Zenha Rela;
PUBLISHED: 2005, SOURCE: 6º Encontro Nacional do Colégio de Engenharia Electrotécnica, ENDIEL
INDEXED IN: Handle
Handle27
TITLE: On the use of debug and test infrastructures for validating microprocessor based dependable systems through fault injection
AUTHORS: André V Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2005, SOURCE: I Jornadas sobre Sistemas Reconfiguráveis (REC’2005)
AUTHORS: André V Fidalgo; Gustavo R Alves; José M Ferreira;
PUBLISHED: 2005, SOURCE: I Jornadas sobre Sistemas Reconfiguráveis (REC’2005)
INDEXED IN: Handle
Handle28
TITLE: Experimenting the 1149.1 and 1149.4 test infrastructures in a Web-accessible remote Lab (without Plug-ins!)
AUTHORS: André V Fidalgo; Ricardo J Costa; Ferreira, J. M. Martins; Gustavo R Alves;
PUBLISHED: 2001, SOURCE: XVI Conference on Design of Circuits and Integrated Systems (DCIS’01)
AUTHORS: André V Fidalgo; Ricardo J Costa; Ferreira, J. M. Martins; Gustavo R Alves;
PUBLISHED: 2001, SOURCE: XVI Conference on Design of Circuits and Integrated Systems (DCIS’01)
INDEXED IN: Handle
Handle29
TITLE: Infraestrutura Laboratorial para Teste Digital Remoto em Ambientes de Ensino Distribuído
AUTHORS: Gustavo R Alves; Ricardo J Costa; André V Fidalgo; Ferreira, J. M. Martins;
PUBLISHED: 2001, SOURCE: 2a Jornadas Científicas do Instituto Superior de Engenharia do Porto, ISEP
AUTHORS: Gustavo R Alves; Ricardo J Costa; André V Fidalgo; Ferreira, J. M. Martins;
PUBLISHED: 2001, SOURCE: 2a Jornadas Científicas do Instituto Superior de Engenharia do Porto, ISEP
INDEXED IN: Handle
Handle