Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis

AuthID
 P-003-B9E
2
Author(s)
2
Editor(s)
Monteiro,J;VanLeuken,R
Document Type
Proceedings Paper
Year published
2010
Published
in INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION in Lecture Notes in Computer Science, ISSN: 0302-9743
Volume: 5953, Pages: 46-55 (10)
Conference
19Th International Workshop on Power and Timing Modeling, Optimization and Simulation, Date: SEP 09-11, 2009, Location: Delft, NETHERLANDS, Sponsors: NIRICT Design Lab & Cadence Design Syst & Tech, IEEE, Host: TU Delft
Indexing
Wos®
Scopus®
Crossref®1
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-77951124607
Wos: WOS:000278807700005
Source Identifiers
ISSN: 0302-9743
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service