Optimization of Combinational and Sequential Logic Circuits for Low Power Using Precomputation

AuthID
 P-012-YMX
4
Author(s)
Rinderknecht, J
·
Devadas, S
·
Ghosh, A
Document Type
Proceedings Paper
Year published
2002
Published
in Proceedings Sixteenth Conference on Advanced Research in VLSI
Indexing
Crossref®15
Google Scholar®
Publication Identifiers
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service