Design Of An Interlayer Deblocking Filter Architecture For H.264/Svc Based On A Novel Sample-Level Filtering Order

AuthID
P-005-6SG
4
Author(s)
Correa, G
·
Agostini, L
4
Editor(s)
Renfors, M; Sung, W; Takala, J; Vainio, O
Document Type
Proceedings Paper
Year published
2009
Published
in SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS in IEEE Workshop on Signal Processing Systems, ISSN: 1520-6130
Pages: 102-108 (7)
Conference
Ieee Workshop on Signal Processing Systems (Sips 2009), Date: OCT 07-09, 2009, Location: Tampere, FINLAND, Sponsors: IEEE
Indexing
Publication Identifiers
SCOPUS: 2-s2.0-74549177026
Wos: WOS:000274328800019
Source Identifiers
ISSN: 1520-6130
Export Publication Metadata
Marked List
Info
At this moment we don't have any links to full text documens.