Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
Architecture of a Fieldbus Message Scheduler Coprocessor Based on the Planning Paradigm
AuthID
P-000-PQQ
3
Author(s)
Martins, E
·
Neves, P
·
Fonseca, J
Document Type
Article
Year published
2002
Published
in
MICROPROCESSORS AND MICROSYSTEMS,
ISSN: 0141-9331
Volume: 26, Issue: 3, Pages: 97-106 (10)
Indexing
Wos
®
Scopus
®
Crossref
®
12
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1016/s0141-9331(01)00149-1
SCOPUS
: 2-s2.0-0037029239
Wos
: WOS:000174621500001
Source Identifiers
ISSN
: 0141-9331
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service