Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
Arithmetic-Based Binary-To-Rns Converter Modulo {2N ±K} for Jn-Bit Dynamic Range
AuthID
P-00G-2QY
3
Author(s)
Matutino, PM
·
Chaves, R
·
Sousa, L
Document Type
Article in Press
Year published
2014
Published
in
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
ISSN: 1063-8210
Volume: 23, Issue: 3, Pages: 603-607
Indexing
Scopus
®
Crossref
®
8
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1109/tvlsi.2014.2314174
SCOPUS
: 2-s2.0-84898691348
Source Identifiers
ISSN
: 1063-8210
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service