Power Estimation Methods for Sequential Logic Circuits (Vol 3, Pg 404, 1995)

AuthID
 P-00G-9G6
6
Author(s)
Tsui, CY
·
Pedram, M
·
Devadas, S
·
Despain, AM
·
Lin, B
Document Type
Correction
Year published
1996
Published
in IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, ISSN: 1063-8210
Volume: 4, Issue: 4, Pages: 495-495 (1)
Indexing
Wos®
Publication Identifiers
Wos: WOS:A1996VU86000008
Source Identifiers
ISSN: 1063-8210
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service