Fast Iterative Circuits and Ram-Based Mergers to Accelerate Data Sort in Software/Hardware Systems

AuthID
 P-00M-Z50
4
Author(s)
Sklyarov, V
·
Rjabov, A
·
Sudnitson, A
Document Type
Article
Year published
2017
Published
in PROCEEDINGS OF THE ESTONIAN ACADEMY OF SCIENCES, ISSN: 1736-6046
Volume: 66, Issue: 3, Pages: 323-335 (13)
Indexing
Wos®
Crossref®5
Google Scholar®
Publication Identifiers
Wos: WOS:000408394600009
Source Identifiers
ISSN: 1736-6046
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service