Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
Stochastic-Based Placement Template Generator for Analog Ic Layout-Aware Synthesis
AuthID
P-00N-88F
4
Author(s)
Martins, R
·
Lourenço, N
·
Canelas, A
·
Horta, N
Document Type
Article
Year published
2017
Published
in
INTEGRATION-THE VLSI JOURNAL,
ISSN: 0167-9260
Volume: 58, Pages: 485-495 (11)
Indexing
Wos
®
Scopus
®
Crossref
®
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1016/j.vlsi.2017.02.012
SCOPUS
: 2-s2.0-85014607995
Wos
: WOS:000405052700052
Source Identifiers
ISSN
: 0167-9260
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service