Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures

AuthID
P-001-8BX
3
Author(s)
Ghosh, A
Document Type
Article
Year published
1998
Published
in IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, ISSN: 0278-0070
Volume: 17, Issue: 3, Pages: 279-284 (6)
Indexing
Publication Identifiers
SCOPUS: 2-s2.0-0003017407
Wos: WOS:000074713900008
Source Identifiers
ISSN: 0278-0070
Export Publication Metadata
Marked List
Info
At this moment we don't have any links to full text documens.