Partial Data Reuse for Nested Loop Computations: Design Space Exploration for Fpga Implementations

AuthID
 P-004-3NB
2
Author(s)
Park, J
·
Document Type
Article
Year published
2008
Published
in INTERNATIONAL JOURNAL OF ELECTRONICS, ISSN: 0020-7217
Volume: 95, Issue: 7, Pages: 705-723 (19)
Indexing
Wos®
Scopus®
Crossref®
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-49149121973
Wos: WOS:000258090200008
Source Identifiers
ISSN: 0020-7217
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service