Trace-Based Reconfigurable Acceleration with Data Cache and External Memory Support

AuthID
 P-00G-0QF
3
Author(s)
Document Type
Proceedings Paper
Year published
2014
Published
in 2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA) in IEEE International Symposium on Parallel and Distributed Processing with Applications, ISSN: 2158-9178
Pages: 158-165 (8)
Conference
12Th Ieee International Symposium on Parallel and Distributed Processing with Applications (Ispa), Date: AUG 26-28, 2014, Location: Milano, ITALY, Sponsors: IEEE, IEEE Comp Soc
Indexing
Wos®
Scopus®
Dblp®/en/publications/view/525039
Crossref®4
Google Scholar®
Publication Identifiers
DBLP: conf/ispa/PaulinoFC14
SCOPUS: 2-s2.0-84911396226
Wos: WOS:000364951700020
Source Identifiers
ISSN: 2158-9178
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service