Publications

Bayesian Model Fusion: Enabling Test Cost Reduction of Analog/Rf Circuits via Wafer-Level Spatial Variation Modeling

AuthID
P-00J-XN4

Author(s)

Zhang, SH

Butler, KM

Document Type

Proceedings Paper

Year published

2014

Published

in 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC) in International Test Conference Proceedings, ISSN: 1089-3539

Volume: 2015-February

Conference

45Th Ieee International Test Conference (Itc), Date: OCT 21-23, 2014, Location: Seattle, DC, Sponsors: IEEE Comp Soc, Test Technol Tech Council, IEEE, IEEE Philadelphia Sect

Indexing

Wos^®

Scopus^®

Crossref^®1

Google Scholar^®

Metadata
Sources

Publication Identifiers

DOI: 10.1109/test.2014.7035328

SCOPUS: 2-s2.0-84954288409

Wos: WOS:000370703300053

Source Identifiers

ISSN: 1089-3539

Export Publication Metadata

Marked List

Add to Marked List

Info

At this moment we don't have any links to full text documens.

Bayesian Model Fusion: Enabling Test Cost Reduction of Analog/Rf Circuits via Wafer-Level Spatial Variation Modeling

Useful Links

Get Help

Federated Authentication (Click on the image)

Bayesian Model Fusion: Enabling Test Cost Reduction of Analog/Rf Circuits via Wafer-Level Spatial Variation Modeling

Useful Links

Get Help