Publications

Scheduling Evaluation Tasks for Increased Efficiency of Parallel Analog Ic Synthesis

AuthID
P-00K-16G

Author(s)

Neves, D

Lourenco, N

Horta, N

Document Type

Proceedings Paper

Year published

2015

Published

in 2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD)

Conference

International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (Smacd), Date: SEP 07-07, 2015, Location: Istanbul, TURKEY

Indexing

Wos^®

Scopus^®

Crossref^®

Google Scholar^®

Metadata
Sources

Publication Identifiers

DOI: 10.1109/smacd.2015.7301700

SCOPUS: 2-s2.0-84949575523

Wos: WOS:000380412000027

Export Publication Metadata

Marked List

Add to Marked List

Info

At this moment we don't have any links to full text documens.

Scheduling Evaluation Tasks for Increased Efficiency of Parallel Analog Ic Synthesis

Useful Links

Get Help

Federated Authentication (Click on the image)

Scheduling Evaluation Tasks for Increased Efficiency of Parallel Analog Ic Synthesis

Useful Links

Get Help