Publications

A 3Rd Order Mash Switched-Capacitor Σδm Using Ultra Incomplete Settling Employing an Area Reduction Technique

AuthID
P-00N-6TC

Author(s)

Fouto, D

Paulino, N

Document Type

Proceedings Paper

Year published

2017

Published

in Proceedings - IEEE International Symposium on Circuits and Systems, ISSN: 0271-4310

Conference

50Th Ieee International Symposium on Circuits and Systems, Iscas 2017, Date: 28 May 2017 through 31 May 2017, Sponsors: IEEE;IEEE Circuits and Systems Society (CAS)

Indexing

Scopus^®

Crossref^®2

Google Scholar^®

Metadata
Sources

Publication Identifiers

DOI: 10.1109/iscas.2017.8050370

SCOPUS: 2-s2.0-85032710568

Source Identifiers

ISSN: 0271-4310

Export Publication Metadata

Marked List

Add to Marked List

Info

At this moment we don't have any links to full text documens.

A 3Rd Order Mash Switched-Capacitor Σδm Using Ultra Incomplete Settling Employing an Area Reduction Technique

Useful Links

Get Help

Federated Authentication (Click on the image)

A 3Rd Order Mash Switched-Capacitor Σδm Using Ultra Incomplete Settling Employing an Area Reduction Technique

Useful Links

Get Help