Publications

Performance and Area Modeling of Complete Fpga Designs in the Presence of Loop Transformations

AuthID
P-00T-KC6

Author(s)

Shayee, KRS

Park, J

Diniz, PC

Document Type

Proceedings Paper

Year published

2003

Published

in IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings, ISSN: 1082-3409

Volume: 2003-January, Pages: 296

Conference

11Th Annual Ieee Symposium on Field-Programmable Custom Computing Machines, Fccm 2003, Date: 9 April 2003 through 11 April 2003, Sponsors: IEEE Computer Society Technical Committee on Computer Architecture

Indexing

Scopus^®

Google Scholar^®

Metadata
Sources

Publication Identifiers

DOI: 10.1109/fpga.2003.1227278

SCOPUS: 2-s2.0-84942870302

Source Identifiers

ISSN: 1082-3409

Export Publication Metadata

Marked List

Add to Marked List

Info

At this moment we don't have any links to full text documens.

Performance and Area Modeling of Complete Fpga Designs in the Presence of Loop Transformations

Useful Links

Get Help

Federated Authentication (Click on the image)

Performance and Area Modeling of Complete Fpga Designs in the Presence of Loop Transformations

Useful Links

Get Help