Performance and Area Modeling of Complete Fpga Designs in the Presence of Loop Transformations

AuthID
 P-00T-KCW
3
Author(s)
Park, J
·
Shesha Shayee, KR
Document Type
Article
Year published
2004
Published
in IEEE Transactions on Computers, ISSN: 0018-9340
Volume: 53, Issue: 11, Pages: 1420-1435
Indexing
Scopus®
Crossref®17
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-8744301956
Source Identifiers
ISSN: 0018-9340
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service