A 6-To-38Gb/S Capture-Range Bang-Bang Clock and Data Recovery Circuit with Deliberate-Current-Mismatch Frequency Detection and Interpolation-Based Multiphase Clock Generation

AuthID
 P-00X-RVN
8
Author(s)
Wang, L
·
Chen, Y
·
Yang, CW
·
Zhou, XH
·
Han, M
·
Stefano, CP
·
Document Type
Article in Press
Year published
2023
Published
in INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, ISSN: 0098-9886
Indexing
Wos®
Scopus®
Google Scholar®
Publication Identifiers
Scopus: 2-s2.0-85145743099
Wos: WOS:000907527400001
Source Identifiers
ISSN: 0098-9886
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

footer slogan

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service