Mário Pereira Véstias


AuthID: R-000-CZ3

Confirmed Publications: 29



21
TITLE: DECIMAL MULTIPLIER ON FPGA USING EMBEDDED BINARY MULTIPLIERS
AUTHORS: Horacio C Neto ; Mario R Vestias ;
PUBLISHED: 2008, SOURCE: 18th International Conference on Field Programmable and Logic Applications in 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
22
TITLE: Multiplier-based double precision floating point divider according to the IEEE-754 standard  Full Text
AUTHORS: Vitor Silva; Rui Duarte; Mario Vestias ; Horacio Neto ;
PUBLISHED: 2008, SOURCE: 4th International Workshop on Applied Reconfigurable Computing in RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, VOLUME: 4943
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
23
TITLE: Router design for application specific networks-on-chip on reconfigurable systems
AUTHORS: Mario P Vestias ; Horacio C Neto ;
PUBLISHED: 2007, SOURCE: 17th International Conference on Field Programmable Logic and Applications in 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
24
TITLE: A generic network-on-chip architecture for reconfigurable systems: Implementation and evaluation
AUTHORS: Vestias, MP ; Neto, HC ;
PUBLISHED: 2006, SOURCE: 2006 International Conference on Field Programmable Logic and Applications, FPL in Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL
INDEXED IN: Scopus CrossRef
IN MY: ORCID
25
TITLE: Area and performance optimization of a generic network-on-chip architecture
AUTHORS: Vestias, MP ; Neto, HC ;
PUBLISHED: 2006, SOURCE: SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design in SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design, VOLUME: 2006
INDEXED IN: Scopus
IN MY: ORCID
26
TITLE: Area/performance improvement of NoC architectures
AUTHORS: Vestias, MP ; Neto, HC ;
PUBLISHED: 2006, SOURCE: 2nd International Workshop on Applied Reconfigurable Computing, ARC 2006 in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), VOLUME: 3985 LNCS
INDEXED IN: Scopus
IN MY: ORCID
27
TITLE: Co-synthesis of a configurable SoC platform based on a network on chip architecture
AUTHORS: Mario P Vestias ; Horacio C Neto ;
PUBLISHED: 2006, SOURCE: 11th Asia and South Pacific Design Automation Conference in ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, VOLUME: 2006
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
28
TITLE: DALI: A methodology for the co-design of dataflow applications on hardware/software architectures
AUTHORS: Vestias, MP ; Neto, HC;
PUBLISHED: 2003, SOURCE: 16th Symposium on Integrated Circuits and Systems Design in 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS
INDEXED IN: WOS
IN MY: ORCID
29
TITLE: System-level co-synthesis of dataflow dominated applications on reconfigurable hardware/software architectures  Full Text
AUTHORS: Vestias, MP ; Neto, HC;
PUBLISHED: 2002, SOURCE: 13th IEEE International Workshop on Rapid System Prototyping in 13TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, VOLUME: 2002-January
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
Page 3 of 3. Total results: 29.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service