Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Isabel Maria Silva Nobre Parreira Cacho Teixeira
AuthID:
R-000-6DS
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (62)
Article (32)
Article in Press (2)
Editorial Material (1)
Review (1)
Year Start - End:
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
1992
1991
1990
1989
1988
1987
1986
1985
1984
1983
1982
1981
1980
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 98
91
TITLE:
Physical macromodelling of the dynamic behaviour of CMOS VLSI circuits: Part II
Full Text
AUTHORS:
Teixeira, JP
;
Teixeira, IC
;
Bafleur, M
; Buxo, J;
PUBLISHED:
1992
,
SOURCE:
Microelectronics Journal,
VOLUME:
23,
ISSUE:
8
INDEXED IN:
Scopus
IN MY:
ORCID
92
TITLE:
Speller board for personal computer
AUTHORS:
Calha, MJ;
Teixeira, IC
;
PUBLISHED:
1992
,
SOURCE:
Proceedings Euro ASIC '92
in
EURO ASIC '92
INDEXED IN:
Scopus
IN MY:
ORCID
93
TITLE:
A methodology for testability enhancement at layout level
AUTHORS:
Teixeira, JP
;
Teixeira, IC
;
Almeida, CFB
;
Goncalves, FM
; Goncalves, J;
PUBLISHED:
1991
,
SOURCE:
Journal of Electronic Testing,
VOLUME:
1,
ISSUE:
4
INDEXED IN:
Scopus
CrossRef
IN MY:
ORCID
94
TITLE:
Logical timing simulator for CMOS circuits based on an accurate formulation of the propagation delay
AUTHORS:
Bafleur, M; Buxo, J;
Teixeira, JP
;
Teixeira, IC
;
PUBLISHED:
1989
,
SOURCE:
European Conference on Circuit Theory and Design
in
IEE Conference Publication,
ISSUE:
308
INDEXED IN:
Scopus
IN MY:
ORCID
95
TITLE:
Propagation delay modelling of MOS digital networks
AUTHORS:
Costa Andre, J;
Teixeira, JP
;
Teixeira, IC
; Buxo, J; Bafleur, M;
PUBLISHED:
1989
,
SOURCE:
Mediterranean Electrotechnical Conference (MELECON'89) - Proceedings
INDEXED IN:
Scopus
IN MY:
ORCID
96
TITLE:
TIMING VERIFICATION OF LARGE DIGITAL CIRCUITS.
AUTHORS:
Teixeira, IMC
;
Lanca, MJA
;
PUBLISHED:
1984
,
SOURCE:
European Conference on Electronic Design Automation (EDA84).
in
IEE Conference Publication,
ISSUE:
232
INDEXED IN:
Scopus
IN MY:
ORCID
97
TITLE:
GENERAL MACROMODELLING PROCEDURE FOR SEQUENTIAL AND COMBINATIONAL CIRCUITS.
AUTHORS:
Teixeira, IMC
; Lanca, MJA;
PUBLISHED:
1983
,
SOURCE:
Proceedings - AFRICON '83, African Electrical Technology Conference.
INDEXED IN:
Scopus
IN MY:
ORCID
98
TITLE:
IMPROVED APPROACH FOR THE MACROSIMULATION OF DIGITAL CIRCUITS.
AUTHORS:
Teixeira, IMC
; Lanca, MJA;
PUBLISHED:
1983
,
SOURCE:
Proceedings of MELECON 83, Mediterranean Electrotechnical Conference. ,
VOLUME:
1
INDEXED IN:
Scopus
IN MY:
ORCID
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 10 of 10. Total results: 98.
<<
<
2
3
4
5
6
7
8
9
10
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service