ProfileOfResearchers

211

TITLE: Overview of Reconfigurable Architectures Full Text
AUTHORS: João M P Cardoso ; Pedro C Diniz;
PUBLISHED: 2008, SOURCE: Compilation Techniques for Reconfigurable Architectures

INDEXED IN:

CrossRef

IN MY:

ORCID |

ResearcherID |

CIÊNCIAVITAE

212

TITLE: Perspectives on Programming Reconfigurable Computing Platforms Full Text
AUTHORS: João M P Cardoso ; Pedro C Diniz;
PUBLISHED: 2008, SOURCE: Compilation Techniques for Reconfigurable Architectures

INDEXED IN:

CrossRef

IN MY:

ORCID |

ResearcherID |

CIÊNCIAVITAE

213

TITLE: Regular expression matching in reconfigurable hardware Full Text
AUTHORS: Ioannis Sourdis; Stamatis Vassiliadis; Joao Bispo ; Joao M P Cardoso ;
PUBLISHED: 2008, SOURCE: 5th IEEE International Conference on Field Programmable Technology in JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, VOLUME: 51, ISSUE: 1

INDEXED IN:

Scopus

WOS

DBLP

CrossRef: 58

IN MY:

ORCID |

ResearcherID |

DBLP |

CIÊNCIAVITAE

214

TITLE: Retargeting, evaluating, and generating reconfigurable array-based architectures
AUTHORS: Morra, C; Cardoso, JMP ; Bispo, J ; Becker, J;
PUBLISHED: 2008, SOURCE: 2008 Symposium on Application Specific Processors in 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS

INDEXED IN:

Scopus

WOS

DBLP

CrossRef: 1

Handle

IN MY:

ORCID |

DBLP

215

TITLE: Sorting units for FPGA-based embedded systems Full Text
AUTHORS: Rui Marcelino; Horacio Neto ; Joao M P Cardoso ;
PUBLISHED: 2008, SOURCE: 20th World Computer Congress in DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, VOLUME: 271

INDEXED IN:

Scopus

WOS

DBLP

CrossRef: 23

IN MY:

ORCID |

ResearcherID |

DBLP |

CIÊNCIAVITAE

216

TITLE: Special track on embedded systems: Applications, solutions, and techniques. editorial message Full Text
AUTHORS: Bechini, A; Prete, CA; Altenbernd, P; Bartolini, S; Bertin, V; Buttazzo, G; Cardoso, JMP ; Dean, A; Engels, M; Foglia, P; Franke, B; Giorgi, R; Hansson, J; Jha, NK; Krall, A; Kuo, TW; Ledeczi, A; Lim, SS; Memik, G; Simeon, J; Sheynin, Y; Sips, HJ; Talpin, JP; Tripakis, S; Velev, M; Yen, IL; ...More
PUBLISHED: 2008, SOURCE: 23rd Annual ACM Symposium on Applied Computing, SAC'08 in Proceedings of the ACM Symposium on Applied Computing

INDEXED IN:

Scopus

CrossRef

IN MY:

ORCID |

ResearcherID |

CIÊNCIAVITAE

217

TITLE: Synthesis of regular expressions for FPGAs Full Text
AUTHORS: Joao Bispo ; Joao M P Cardoso ;
PUBLISHED: 2008, SOURCE: INTERNATIONAL JOURNAL OF ELECTRONICS, VOLUME: 95, ISSUE: 7

INDEXED IN:

Scopus

WOS

CrossRef: 7

IN MY:

ORCID |

ResearcherID |

CIÊNCIAVITAE

218

TITLE: A data-driven approach for pipelining sequences of data-dependent loops
AUTHORS: Rui Rodrigues; Joao M P Cardoso ; Pedro C Diniz ;
PUBLISHED: 2007, SOURCE: 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines in FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS

INDEXED IN:

Scopus

WOS

DBLP

CrossRef: 17

IN MY:

ORCID |

ResearcherID |

DBLP |

CIÊNCIAVITAE

219

TITLE: A polynomial placement algorithm for data driven coarse-grained reconfigurable architectures
AUTHORS: Ricardo Ferreira; Alisson Garcia; Tiago Teixeira; Joao M P Cardoso ;
PUBLISHED: 2007, SOURCE: IEEE-Computer-Society Annual Symposium on VLSI in IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES

INDEXED IN:

Scopus

WOS

DBLP

CrossRef: 10

IN MY:

ORCID |

ResearcherID |

DBLP |

CIÊNCIAVITAE

220

TITLE: Aggressive loop pipelining for reconfigurable architectures
AUTHORS: Ricardo Menotti; Eduardo Marques; Joao M P Cardoso ;
PUBLISHED: 2007, SOURCE: 17th International Conference on Field Programmable Logic and Applications in 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2

INDEXED IN:

Scopus

WOS

DBLP

CrossRef: 5

IN MY:

ORCID |

ResearcherID |

DBLP |

CIÊNCIAVITAE