José Carlos Alves Pereira Monteiro


AuthID: R-000-85F

Confirmed Publications: 98



31
TITLE: Combination of constant matrix multiplication and gate-level approaches for area and power efficient hybrid radix-2 DIT FFT realization
AUTHORS: Ghissoni, S; Costa, E; Monteiro, J ; Reis, R;
PUBLISHED: 2011, SOURCE: 2011 18th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2011 in 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2011
INDEXED IN: Scopus CrossRef
IN MY: ORCID
32
TITLE: Design of low-power multiple constant multiplications using low-complexity minimum depth operations
AUTHORS: Aksoy, L ; Costa, E; Flores, P ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: 21st Great Lakes Symposium on VLSI, GLSVLSI 2011 in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
INDEXED IN: Scopus CrossRef
IN MY: ORCID
33
TITLE: Efficient shift-adds design of digit-serial multiple constant multiplications
AUTHORS: Aksoy, L ; Lazzari, C; Costa, E; Flores, P ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: 21st Great Lakes Symposium on VLSI, GLSVLSI 2011 in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
INDEXED IN: Scopus CrossRef
IN MY: ORCID
34
TITLE: Finding the optimal tradeoff between area and delay in multiple constant multiplications  Full Text
AUTHORS: Aksoy, L ; Costa, E; Flores, P ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 35, ISSUE: 8
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
35
TITLE: Hardware implementation of a centroid-based localization algorithm for mobile sensor networks
AUTHORS: Oliveira, LL; Dessbesell, GF; Martins, JB; Monteiro, J ;
PUBLISHED: 2011, SOURCE: 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 in Proceedings - IEEE International Symposium on Circuits and Systems
INDEXED IN: Scopus CrossRef
IN MY: ORCID
36
TITLE: Low power Multiple-value voltage-mode look-Up table for quaternary field programmable gate arrays
AUTHORS: Lazzari, C; Fernandes, J ; Flores, P ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: Journal of Low Power Electronics, VOLUME: 7, ISSUE: 2
INDEXED IN: Scopus CrossRef
IN MY: ORCID
37
TITLE: Observability-based coverage-directed path search using PBO for automatic test vector generation
AUTHORS: Costa, JC; Monteiro, JC ;
PUBLISHED: 2011, SOURCE: 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009 in Proceedings - 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009
INDEXED IN: Scopus CrossRef
IN MY: ORCID
38
TITLE: Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level
AUTHORS: Aksoy, L ; Lazzari, C; Costa, E; Flores, P ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: IEEE International Symposium on Circuits and Systems (ISCAS) in 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
39
TITLE: Optimization of gate-level area in high throughput multiple constant multiplications
AUTHORS: Aksoy, L ; Costa, E; Flores, P ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: 2011 20th European Conference on Circuit Theory and Design, ECCTD 2011 in 2011 20th European Conference on Circuit Theory and Design, ECCTD 2011
INDEXED IN: Scopus CrossRef
IN MY: ORCID
40
TITLE: Power macro-modelling using an iterative LS-SVM method
AUTHORS: Gusmao, A; Silveira, L. Miguel ; Monteiro, J ;
PUBLISHED: 2011, SOURCE: 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009 in Proceedings - 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009
INDEXED IN: Scopus CrossRef
IN MY: ORCID
Page 4 of 10. Total results: 98.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service