Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Leonel Augusto Pires Seabra Sousa
AuthID:
R-000-93B
Publications
Confirmed
To Validate
Document Source:
All
Document Type:
All Document Types
Proceedings Paper (170)
Article (94)
Book Chapter (7)
Editorial Material (3)
Correction (2)
Proceedings (2)
Article in Press (2)
Erratum (1)
Abstract (1)
Review (1)
Year Start - End:
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
1992
1991
1990
Order:
Year Dsc
Year Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Title Asc
Title Dsc
Results:
10
20
30
40
50
Confirmed Publications: 283
61
TITLE:
Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations
Full Text
AUTHORS:
Zarandi, AAE
;
Molahosseini, AS
; Hosseinzadeh, M; Sorouri, S; Antao, S;
Sousa, L
;
PUBLISHED:
2014
,
SOURCE:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
VOLUME:
23,
ISSUE:
2
INDEXED IN:
Scopus
CrossRef
:
15
IN MY:
ORCID
62
TITLE:
SchedMon: A Performance and Energy Monitoring Tool for Modern Multi-cores
AUTHORS:
Luis Tanica;
Aleksandar Ilic
;
Pedro Tomas
;
Leonel Sousa
;
PUBLISHED:
2014
,
SOURCE:
20th Euro-Par International Workshops
in
EURO-PAR 2014: PARALLEL PROCESSING WORKSHOPS, PT II,
VOLUME:
8806
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
:
7
IN MY:
ORCID
|
DBLP
63
TITLE:
Unified transform architecture for AVC, AVS, VC-1 and HEVC high-performance codecs
Full Text
AUTHORS:
Tiago Dias
;
Nuno Roma
;
Leonel Sousa
;
PUBLISHED:
2014
,
SOURCE:
EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING,
VOLUME:
2014,
ISSUE:
1
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
64
TITLE:
A Compact and Scalable RNS Architecture
Full Text
AUTHORS:
Pedro Miguens Matutino
;
Ricardo Chaves
;
Leonel Sousa
;
PUBLISHED:
2013
,
SOURCE:
IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)
in
PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13)
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
65
TITLE:
A comparison of computing architectures and parallelization frameworks based on a two-dimensional FDTD
AUTHORS:
Kuan, L;
Tomas, P
;
Sousa, L
;
PUBLISHED:
2013
,
SOURCE:
2013 11th International Conference on High Performance Computing and Simulation, HPCS 2013
in
Proceedings of the 2013 International Conference on High Performance Computing and Simulation, HPCS 2013
INDEXED IN:
Scopus
DBLP
CrossRef
:
2
IN MY:
ORCID
|
DBLP
66
TITLE:
A Lab Project on the Design and Implementation of Programmable and Configurable Embedded Systems
Full Text
AUTHORS:
Leonel Sousa
;
Samuel Antao
;
Jose Germano
;
PUBLISHED:
2013
,
SOURCE:
IEEE TRANSACTIONS ON EDUCATION,
VOLUME:
56,
ISSUE:
3
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
ResearcherID
|
DBLP
67
TITLE:
Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines
AUTHORS:
Frederico Pratas
; Diego Oriato; Oliver Pell;
Ricardo A Mata
;
Leonel Sousa
;
PUBLISHED:
2013
,
SOURCE:
21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)
in
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM)
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
68
TITLE:
AN RNS-BASED ARCHITECTURE TARGETING HARDWARE ACCELERATORS FOR MODULAR ARITHMETIC
AUTHORS:
Samuel Antao
;
Leonel Sousa
;
PUBLISHED:
2013
,
SOURCE:
IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
in
2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP)
INDEXED IN:
Scopus
WOS
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
69
TITLE:
DARNS: A randomized multi-modulo RNS architecture for double-and-add in ECC to prevent power analysis side channel attacks
AUTHORS:
Ambrose, JA
;
Pettenghi, H
;
Sousa, L
;
PUBLISHED:
2013
,
SOURCE:
2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
in
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
INDEXED IN:
Scopus
DBLP
CrossRef
IN MY:
ORCID
|
DBLP
70
TITLE:
High performance multi-standard architecture for DCT computation in H.264/AVC High Profile and HEVC codecs
AUTHORS:
Dias, T;
Roma, N
;
Sousa, L
;
PUBLISHED:
2013
,
SOURCE:
2013 7th Conference on Design and Architectures for Signal and Image Processing, DASIP 2013
in
Conference on Design and Architectures for Signal and Image Processing, DASIP
INDEXED IN:
Scopus
DBLP
IN MY:
ORCID
|
DBLP
Add to Marked List
Check All
Export
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Page 7 of 29. Total results: 283.
<<
<
3
4
5
6
7
8
9
10
11
>
>>
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service