Mário Pereira Véstias
AuthID: R-000-CZ3
51
TITLE: Improving the area of fast parallel decimal multipliers
AUTHORS: Vestias, M; Neto, H;
PUBLISHED: 2018, SOURCE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 61
AUTHORS: Vestias, M; Neto, H;
PUBLISHED: 2018, SOURCE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 61
52
TITLE: High-Performance Reconfigurable Computing
AUTHORS: Mário Pereira Vestias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
AUTHORS: Mário Pereira Vestias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
53
TITLE: Adaptive Networks for On-Chip Communication
AUTHORS: Mário Pereira Vestias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
AUTHORS: Mário Pereira Vestias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
54
TITLE: Decimal Hardware Multiplier
AUTHORS: Mário Pereira Vestias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
AUTHORS: Mário Pereira Vestias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
55
TITLE: Viterbi Decoder in Hardware
AUTHORS: Mário Pereira Véstias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
AUTHORS: Mário Pereira Véstias;
PUBLISHED: 2018, SOURCE: Encyclopedia of Information Science and Technology, Fourth Edition
56
TITLE: Stochastic theater: stochastic datapath generation framework for fault-tolerant IoT sensors
AUTHORS: Rui P Duarte; Mário Véstias; Carlos Carvalho; João Casaleiro;
PUBLISHED: 2018, SOURCE: i-ETC: ISEL Academic Journal of Electronics, Telecommunications and Computers, VOLUME: 4, ISSUE: 1
AUTHORS: Rui P Duarte; Mário Véstias; Carlos Carvalho; João Casaleiro;
PUBLISHED: 2018, SOURCE: i-ETC: ISEL Academic Journal of Electronics, Telecommunications and Computers, VOLUME: 4, ISSUE: 1
INDEXED IN: 
Handle
Handle57
TITLE: Decimal addition on FPGA based on a mixed BCD/excess-6 representation Full Text
AUTHORS: Neto, H; Vestias, M;
PUBLISHED: 2017, SOURCE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 55
AUTHORS: Neto, H; Vestias, M;
PUBLISHED: 2017, SOURCE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 55
58
TITLE: K-means clustering on CGRA
AUTHORS: Lopes, JD; De Sousa, JT; Neto, H; Vestias, M;
PUBLISHED: 2017, SOURCE: 27th International Conference on Field Programmable Logic and Applications, FPL 2017 in 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017
AUTHORS: Lopes, JD; De Sousa, JT; Neto, H; Vestias, M;
PUBLISHED: 2017, SOURCE: 27th International Conference on Field Programmable Logic and Applications, FPL 2017 in 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017
59
TITLE: Parallel dot-products for deep learning on FPGA
AUTHORS: Vestias, M; Duarte, RP; De Sousa, JT; Neto, H;
PUBLISHED: 2017, SOURCE: 27th International Conference on Field Programmable Logic and Applications, FPL 2017 in 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017
AUTHORS: Vestias, M; Duarte, RP; De Sousa, JT; Neto, H;
PUBLISHED: 2017, SOURCE: 27th International Conference on Field Programmable Logic and Applications, FPL 2017 in 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017
60
TITLE: K-means clustering on CGRA
AUTHORS: Lopes, JD; de Sousa, JT; Neto, H; Vestias, M;
PUBLISHED: 2017, SOURCE: 27th International Conference on Field Programmable Logic and Applications (FPL) in 2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL)
AUTHORS: Lopes, JD; de Sousa, JT; Neto, H; Vestias, M;
PUBLISHED: 2017, SOURCE: 27th International Conference on Field Programmable Logic and Applications (FPL) in 2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL)
INDEXED IN: 
WOS
WOS IN MY: 
ORCID
ORCID