1
TITLE: Run-time generation of partial FPGA configurations for subword operations  Full Text
AUTHORS: Miguel L Silva; Joao Canas Ferreira ;
PUBLISHED: 2012, SOURCE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 36, ISSUE: 5
INDEXED IN: Scopus WOS DBLP CrossRef
2
TITLE: Run-time generation of partial FPGA configurations  Full Text
AUTHORS: Miguel L Silva; Joao Canas Ferreira ;
PUBLISHED: 2012, SOURCE: JOURNAL OF SYSTEMS ARCHITECTURE, VOLUME: 58, ISSUE: 1
INDEXED IN: Scopus WOS DBLP CrossRef: 2
3
TITLE: Run-time Generation of Partial Configurations for Arithmetic Expressions  Full Text
AUTHORS: Miguel L Silva; Joao Canas Ferreira ;
PUBLISHED: 2010, SOURCE: 53rd Midwest Symposium on Circuits and Systems (MWSCAS 2010) in 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS
INDEXED IN: Scopus WOS CrossRef
4
TITLE: Creation of Partial FPGA Configurations at Run-Time
AUTHORS: Miguel L Silva; Joao Canas Ferreira ;
PUBLISHED: 2010, SOURCE: 13th Euromicro Conference on Digital System Design on Architectures, Methods and Tools in 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS
INDEXED IN: Scopus WOS DBLP CrossRef: 4
5
TITLE: GENERATION OF PARTIAL FPGA CONFIGURATIONS AT RUN-TIME
AUTHORS: Miguel L Silva; Joao Canas Ferreira ;
PUBLISHED: 2008, SOURCE: International Conference on Field Programmable and Logic Applications in 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2
INDEXED IN: Scopus WOS DBLP CrossRef: 15
6
TITLE: Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems  Full Text
AUTHORS: Silva, ML; Ferreira, JC ;
PUBLISHED: 2007, SOURCE: 20th International Conference on Design of Ciruits and Integrated Systems in IET COMPUTERS AND DIGITAL TECHNIQUES, VOLUME: 1, ISSUE: 5
INDEXED IN: Scopus WOS DBLP CrossRef: 7
7
TITLE: Support for partial run-time reconfiguration of platform FPGAs  Full Text
AUTHORS: Miguel L Silva; Joao Canas Ferreira ;
PUBLISHED: 2006, SOURCE: JOURNAL OF SYSTEMS ARCHITECTURE, VOLUME: 52, ISSUE: 12
INDEXED IN: Scopus WOS DBLP CrossRef: 20
8
TITLE: Exploiting dynamic reconfiguration of platform FPGAs: implementation issues
AUTHORS: Silva, ML; João Canas Ferreira ;
PUBLISHED: 2006, SOURCE: 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece, VOLUME: 2006
INDEXED IN: Scopus DBLP CrossRef: 3
9
TITLE: Using a tightly-coupled pipeline in dynamically reconfigurable platform FPGAs
AUTHORS: Silva, ML; Ferreira, JC ;
PUBLISHED: 2005, SOURCE: 8th Euromicro Conference on Digital System Design in DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings, VOLUME: 2005
INDEXED IN: Scopus WOS DBLP CrossRef
10
TITLE: Run-Time Reconfiguration Support for FPGAs with Embedded CPUs: The Hardware Layer
AUTHORS: João Canas Ferreira ; Miguel M Silva;
PUBLISHED: 2005, SOURCE: 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005 in 19th International Parallel and Distributed Processing Symposium (IPDPS 2005), CD-ROM / Abstracts Proceedings, 4-8 April 2005, Denver, CO, USA, VOLUME: 2005
INDEXED IN: Scopus DBLP CrossRef: 4