Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
Delay Modeling for Power Noise and Temperature-Aware Design and Test of Digital Systems
AuthID
P-007-QDC
6
Author(s)
Freijedo, JF
·
Semiao, J
·
Rodriguez Andina, JJ
·
Vargas, F
·
Teixeira, IC
·
Teixeira, JP
Document Type
Article
Year published
2008
Published
in
Journal of Low Power Electronics,
ISSN: 1546-1998
Volume: 4, Issue: 3, Pages: 385-391
Indexing
Scopus
®
Crossref
®
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1166/jolpe.2008.191
SCOPUS
: 2-s2.0-67649512879
Source Identifiers
ISSN
: 1546-1998
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service