Toggle navigation
Publications
Researchers
Institutions
0
Sign In
Federated Authentication
(Click on the image)
Local Sign In
Password Recovery
Register
Sign In
Publications
Search
Statistics
A Dynamic Buffer Resize Technique for Networks-On-Chip on Fpga
AuthID
P-007-YS4
2
Author(s)
Vestias, MP
·
Neto, HC
Document Type
Proceedings Paper
Year published
2011
Published
in
Proceedings of the 2011 7th Southern Conference on Programmable Logic, SPL 2011
Pages: 227-232
Conference
2011 7Th Southern Conference on Programmable Logic, Spl 2011,
Date:
13 April 2011 through 15 April 2011,
Location:
Cordoba
Indexing
Scopus
®
Crossref
®
Google Scholar
®
Metadata
Sources
Publication Identifiers
DOI
:
10.1109/spl.2011.5782653
SCOPUS
: 2-s2.0-79959303007
Export Publication Metadata
Export
×
Publication Export Settings
BibTex
EndNote
APA
Export Preview
Marked List
Add to Marked List
Info
At this moment we don't have any links to full text documens.
×
Select Source
This publication has:
2 records from
ISI
2 records from
SCOPUS
2 records from
DBLP
2 records from
Unpaywall
2 records from
Openlibrary
2 records from
Handle
Please select which records must be used by Authenticus!
×
Preview Publications
© 2024 CRACS & Inesc TEC - All Rights Reserved
Privacy Policy
|
Terms of Service