Integrated Approach for Circuit and Fault Extraction of Vlsi Circuits

AuthID
 P-001-FRP
3
Author(s)
1
Editor(s)
Anon
Document Type
Proceedings Paper
Year published
1996
Published
in 1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, ISSN: 1063-6722
Pages: 96-104 (9)
Conference
1996 Ieee International Symposium on Defect and Fault Tolerance in Vlsi Systems, Date: NOV 06-08, 1996, Location: BOSTON, MA, Sponsors: IEEE Comp Soc, IEEE Comp Soc, Tech Comm Fault Tolerant Comp
Indexing
Wos®
Scopus®
Publication Identifiers
SCOPUS: 2-s2.0-0030412371
Wos: WOS:A1996BG81K00012
Source Identifiers
ISSN: 1063-6722
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service