Single Phase Clock Scheme for Mobile Logic Gates

AuthID
 P-00F-SPX
3
Author(s)
Avedillo, MJ
·
Quintana, JM
Document Type
Article
Year published
2006
Published
in Electronics Letters, ISSN: 0013-5194
Volume: 42, Issue: 24, Pages: 1382-1383
Indexing
Scopus®
Crossref®
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-33751546627
Source Identifiers
ISSN: 0013-5194
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service