A Reduced-Bias Approach With a Lightweight Hard-Multiple Generator to Design a Radix-8 Modulo 2N + 1 Multiplier

AuthID
 P-00M-YK3
5
Author(s)
Mirhosseini, SM
·
Molahosseini, AS
·
Hosseinzadeh, M
·
Martins, P
Document Type
Article
Year published
2017
Published
in IEEE Trans. on Circuits and Systems
Volume: 64, Issue: 7, Pages: 817-821
Indexing
Dblp®/en/publications/view/686691
Publication Identifiers
DBLP: journals/tcas/MirhosseiniMHSM17
Export Publication Metadata
Marked List
 Add to Marked List
Info
At this moment we don't have any links to full text documens.

A place for researchers and their institutions

Useful Links

Get Help

© 2024 CRACS & Inesc TEC - All Rights Reserved Privacy Policy | Terms of Service