A 10B 700 Ms/S Single-Channel 1B/Cycle Sar Adc Using a Monotonic-Specific Feedback Sar Logic With Power-Delay-Optimized Unbalanced N/P-Mos Sizing

AuthID
 P-00Z-DP0
6
Author(s)
Guo, MQ
·
Qi, L
·
Zhao, WB
·
Xiao, GJ
·
Sin, SW
Tipo de Documento
Article in Press
Year published
2023
Publicado
in IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, ISSN: 1549-8328
Indexing
Wos®
Google Scholar®
Publication Identifiers
Wos: WOS:001095733800001
Source Identifiers
ISSN: 1549-8328
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service