Floorplan-Aware Analog Ic Sizing and Optimization Based on Topological Constraints

AuthID
 P-00A-0X7
5
Author(s)
Tipo de Documento
Article
Year published
2015
Publicado
in INTEGRATION-THE VLSI JOURNAL, ISSN: 0167-9260
Volume: 48, Número: 1, Páginas: 183-197 (15)
Indexing
Wos®
Scopus®
Crossref®19
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-85028165436
Wos: WOS:000345541100017
Source Identifiers
ISSN: 0167-9260
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service