Power Analysis and Optimization from Circuit to Register-Transfer Levels

AuthID
 P-00P-K6N
3
Author(s)
Patel, R
·
Tiwari, V
Tipo de Documento
Book Chapter
Year published
2017
Publicado
in Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology
Páginas: 57-76
Indexing
Scopus®
Crossref®
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-85052782432
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service