Integrated Hardware Architecture for Efficient Computation of the N-Best Bio-Sequence Local Alignments in Embedded Platforms

AuthID
 P-002-8NB
3
Author(s)
Tipo de Documento
Article
Year published
2012
Publicado
in IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, ISSN: 1063-8210
Volume: 20, Número: 7, Páginas: 1262-1275 (14)
Indexing
Wos®
Scopus®
Crossref®
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-84862024420
Wos: WOS:000305181800010
Source Identifiers
ISSN: 1063-8210
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service