Hierarchical Yield-Aware Synthesis Methodology Covering Device-, Circuit-, and System-Level for Radiofrequency Ics

AuthID
 P-00V-DN3
8
Author(s)
Canelas, A
·
Passos, F
·
Roca, E
·
Castro Lopez, R
·
Fernandez, FV
Tipo de Documento
Article
Year published
2021
Publicado
in IEEE ACCESS, ISSN: 2169-3536
Volume: 9, Páginas: 124152-124164 (13)
Indexing
Wos®
Scopus®
Crossref®4
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-85114744685
Wos: WOS:000696059300001
Source Identifiers
ISSN: 2169-3536
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service