Room Temperature Two Terminal Tunnel Magnetoresistance in a Lateral Graphene Transistor
AuthID
P-00V-SD9
P-00V-SD9
© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service