A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses

AuthID
P-00A-4B4
3
Author(s)
Document Type
Article
Year published
2015
Published
in ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, ISSN: 1936-7406
Volume: 7, Issue: 4, Pages: 29:1-29:20 (20)
Indexing
Publication Identifiers
DBLP: journals/trets/PaulinoFC15
SCOPUS: 2-s2.0-84911387509
Wos: WOS:000350529900002
Source Identifiers
ISSN: 1936-7406
Export Publication Metadata
Marked List
Info
At this moment we don't have any links to full text documens.