21
TITLE: Hierarchical Yield-Aware Synthesis Methodology Covering Device-, Circuit-, and System-Level for Radiofrequency ICs
AUTHORS: Canelas, A; Passos, F; Lourenco, N; Martins, R; Roca, E; Castro Lopez, R; Horta, N; Fernandez, FV;
PUBLISHED: 2021, SOURCE: IEEE ACCESS, VOLUME: 9
INDEXED IN: Scopus WOS CrossRef: 4
IN MY: ORCID
22
TITLE: Ready-to-fabricate RF circuit synthesis using a layout- And variability-aware optimization-based methodology
AUTHORS: Passos, F; Roca, E; Martins, R; Lourenco, N; Ahyoune, S; Sieiro, J; Castro Lopez, R; Horta, N ; Fernandez, FV;
PUBLISHED: 2020, SOURCE: IEEE Access, VOLUME: 8
INDEXED IN: Scopus CrossRef: 2
IN MY: ORCID
23
TITLE: Analog IC placement generation via neural networks from unlabeled data
AUTHORS: Gusmão, A; Horta, N ; Lourenço, N; Martins, R;
PUBLISHED: 2020, SOURCE: SpringerBriefs in Applied Sciences and Technology
INDEXED IN: Scopus CrossRef
IN MY: ORCID
24
TITLE: Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools
AUTHORS: Martins, R; Lourenco, N; Horta, N ; Zhong, SK; Yin, J; Mak, PI; Martins, RP;
PUBLISHED: 2020, SOURCE: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, VOLUME: 67, ISSUE: 11
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
25
TITLE: Introduction
AUTHORS: António Gusmão; Nuno Horta ; Nuno Lourenço; Ricardo Martins;
PUBLISHED: 2020, SOURCE: SpringerBriefs in Applied Sciences and Technology - Analog IC Placement Generation via Neural Networks from Unlabeled Data
INDEXED IN: CrossRef
IN MY: ORCID
26
TITLE: Results
AUTHORS: António Gusmão; Nuno Horta ; Nuno Lourenço; Ricardo Martins;
PUBLISHED: 2020, SOURCE: SpringerBriefs in Applied Sciences and Technology - Analog IC Placement Generation via Neural Networks from Unlabeled Data
INDEXED IN: CrossRef
IN MY: ORCID
27
TITLE: Semi-Supervised Artificial Neural Networks towards Analog IC Placement Recommender
AUTHORS: António Gusmão; Fábio Passos; Ricardo Póvoa; Nuno Horta; Nuno Lourenço; Ricardo Martins;
PUBLISHED: 2020, SOURCE: 2020 IEEE International Symposium on Circuits and Systems (ISCAS)
INDEXED IN: CrossRef: 12
IN MY: ORCID
28
TITLE: Handling the Effects of Variability and Layout Parasitics in the Automatic Synthesis of LNAs
AUTHORS: Passes, F; Martins, R; Lourenco, N; Roca, E; Castro Lopez, R; Povoa, R; Canelas, A; Horta, N ; Fernandez, FV;
PUBLISHED: 2018, SOURCE: 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2018 in SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
INDEXED IN: Scopus CrossRef: 1
IN MY: ORCID
29
TITLE: Enhanced systematic design of a voltage controlled oscillator using a two-step optimization methodology  Full Text
AUTHORS: Passos, F; Martins, R; Lourenco, N; Roca, E; Povoa, R; Canelas, A; Castro Lopez, R; Horta, N ; Fernandez, FV;
PUBLISHED: 2018, SOURCE: 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) / International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Application to Circuit Design (SMACD) in INTEGRATION-THE VLSI JOURNAL, VOLUME: 63
INDEXED IN: Scopus WOS CrossRef: 7
IN MY: ORCID
30
TITLE: Stochastic-based placement template generator for analog IC layout-aware synthesis
AUTHORS: Martins, R; Lourenço, N ; Canelas, A; Horta, N ;
PUBLISHED: 2017, SOURCE: INTEGRATION-THE VLSI JOURNAL, VOLUME: 58
INDEXED IN: Scopus WOS CrossRef
IN MY: ORCID
Page 3 of 4. Total results: 33.