251
TÍTULO: Modeling loop unrolling: Approaches and open issues  Full Text
AUTORES: Cardoso, JMP ; Diniz, PC ;
PUBLICAÇÃO: 2004, FONTE: 4th SAMOS International Workshop in COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, VOLUME: 3133
INDEXADO EM: Scopus WOS DBLP CrossRef: 7
252
TÍTULO: Self-loop pipelining and reconfigurable dataflow arrays  Full Text
AUTORES: Cardoso, JMP ;
PUBLICAÇÃO: 2004, FONTE: 4th SAMOS International Workshop in COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, VOLUME: 3133
INDEXADO EM: Scopus WOS DBLP CrossRef: 2
253
TÍTULO: ARCHITECT-R: A System for Reconfigurable Robots Design
AUTORES: Gonçalves, R.A.; Moraes, P.A.; João M. P. Cardoso ; Denis F. Wolf; Marcio Merino Fernandes; Roseli Francelin Francelin Romero; Eduardo Marques;
PUBLICAÇÃO: 2003, FONTE: Proceedings of the 2003 ACM Symposium on Applied Computing in Proceedings of the 2003 ACM Symposium on Applied Computing (SAC), March 9-12, 2003, Melbourne, FL, USA
INDEXADO EM: Scopus DBLP
254
TÍTULO: Compilation for FPGA-based reconfigurable hardware  Full Text
AUTORES: Cardoso, JMP ; Neto, HC ;
PUBLICAÇÃO: 2003, FONTE: IEEE DESIGN & TEST OF COMPUTERS, VOLUME: 20, NÚMERO: 2
INDEXADO EM: Scopus WOS DBLP CrossRef: 31
255
TÍTULO: From C programs to the configure-execute model  Full Text
AUTORES: Cardoso, JMP ; Weinhardt, M;
PUBLICAÇÃO: 2003, FONTE: Design, Automation and Test in Europe Conference and Exhibition (DATE 03) in DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS
INDEXADO EM: Scopus WOS DBLP CrossRef: 13
256
TÍTULO: Loop dissevering: A technique for temporally partitioning loops in dynamically reconfigurable computing platforms
AUTORES: Cardoso, JMP ;
PUBLICAÇÃO: 2003, FONTE: International Parallel and Distributed Processing Symposium, IPDPS 2003 in Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003
INDEXADO EM: Scopus DBLP CrossRef: 4
NO MEU: ORCID | DBLP
257
TÍTULO: On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures
AUTORES: Cardoso, JMP ;
PUBLICAÇÃO: 2003, FONTE: IEEE TRANSACTIONS ON COMPUTERS, VOLUME: 52, NÚMERO: 10
INDEXADO EM: Scopus WOS DBLP CrossRef: 39
258
TÍTULO: Fast and guaranteed C compilation onto the PACT-XPP (TM) reconfigurable computing platform
AUTORES: Cardoso, JMP ; Weinhardt, M;
PUBLICAÇÃO: 2002, FONTE: 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines in 10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, VOLUME: 2002-January
INDEXADO EM: Scopus WOS DBLP CrossRef: 3
NO MEU: ORCID | DBLP
259
TÍTULO: XPP-VC: A C Compiler with temporal partitioning for the PACT-XPP architecture
AUTORES: Cardoso, JMP ; Weinhardt, M;
PUBLICAÇÃO: 2002, FONTE: 12th International Conference on Field-Programmable Logic and Applications in FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, VOLUME: 2438
INDEXADO EM: Scopus WOS DBLP CrossRef: 12
260
TÍTULO: Compilation increasing the scheduling scope for multi-memory-FPGA-based custom computing machines
AUTORES: Cardoso, JMP ; Neto, HC;
PUBLICAÇÃO: 2001, FONTE: 11th International Conference on Field-Programmable Logic and Applications, FPL 2001 in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), VOLUME: 2147
INDEXADO EM: Scopus DBLP CrossRef
Página 26 de 27. Total de resultados: 267.