31
TÍTULO: Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces  Full Text
AUTORES: Nuno M C Paulino ; Joao Canas Ferreira ; Joao M P Cardoso ;
PUBLICAÇÃO: 2017, FONTE: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOLUME: 25, NÚMERO: 1
INDEXADO EM: Scopus WOS DBLP CrossRef: 6
32
TÍTULO: MICPRO DSD 2015 special issue  Full Text
AUTORES: Joao Canas Ferreira ; Paris Kitsos;
PUBLICAÇÃO: 2017, FONTE: MICROPROCESSORS AND MICROSYSTEMS, VOLUME: 52
INDEXADO EM: Scopus WOS DBLP CrossRef
NO MEU: ORCID | DBLP
33
TÍTULO: Towards a type 0 hypervisor for dynamic reconfigurable systems
AUTORES: Benedikt Janßen; Fatih Korkmaz; Halil Derya; Michael Hübner; Mário Lopes Ferreira; João Canas Ferreira ;
PUBLICAÇÃO: 2017, FONTE: International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017, Cancun, Mexico, December 4-6, 2017
INDEXADO EM: DBLP
NO MEU: ORCID | DBLP
34
TÍTULO: Towards a Type 0 Hypervisor for Dynamic Reconfigurable Systems
AUTORES: Benedikt Janssen; Fatih Korkmaz; Halil Derya; Michael Huebner; Mario Lopes Ferreira ; Joao Canas Ferreira ;
PUBLICAÇÃO: 2017, FONTE: International Conference on Reconfigurable Computing and FPGAs (ReConFig) in 2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG)
INDEXADO EM: WOS CrossRef: 4
NO MEU: ORCID
35
TÍTULO: A Precise and Hardware-Efficient Time Synchronization Method for Wearable Wired Networks  Full Text
AUTORES: Fardin Derogarian; Joao Canas Ferreira ; Vitor Grade G Tavares ;
PUBLICAÇÃO: 2016, FONTE: IEEE SENSORS JOURNAL, VOLUME: 16, NÚMERO: 5
INDEXADO EM: Scopus WOS CrossRef: 2
36
TÍTULO: A small fully digital open-loop clock and data recovery circuit for wired BANs. A Small Fully Digital Open-Loop CDR Circuit for Wired BANs  Full Text
AUTORES: Fardin Derogarian; Joao Canas Ferreira ; Vitor Grade Tavares ;
PUBLICAÇÃO: 2016, FONTE: INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, VOLUME: 44, NÚMERO: 3
INDEXADO EM: Scopus WOS DBLP CrossRef: 1
37
TÍTULO: An FPGA Implementation of a Long Short-Term Memory Neural Network
AUTORES: Joao Canas Ferreira ; Jose Fonseca;
PUBLICAÇÃO: 2016, FONTE: International Conference on Reconfigurable Computing and FPGAs (ReConFig) in 2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16)
INDEXADO EM: Scopus WOS DBLP CrossRef: 39
38
TÍTULO: Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
AUTORES: Mario Lopes Ferreira ; Amin Barahimi ; Joao Canas C Ferreira ;
PUBLICAÇÃO: 2016, FONTE: 11th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) in 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS)
INDEXADO EM: Scopus WOS DBLP CrossRef: 4
39
TÍTULO: Dynamically Reconfigurable LTE-compliant OFDM Modulator for Downlink Transmission
AUTORES: Mario Lopes Ferreira ; Amin Barahimi ; Joao Canas Ferreira ;
PUBLICAÇÃO: 2016, FONTE: 31st Conference on Design of Circuits and Integrated Systems (DCIS) in 2016 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2016)
INDEXADO EM: Scopus WOS CrossRef: 10
40
TÍTULO: Reconfigurable FPGA-Based FFT Processor for Cognitive Radio Applications
AUTORES: Mário Lopes Ferreira ; Amin Barahimi ; João Canas Ferreira ;
PUBLICAÇÃO: 2016, FONTE: 12th International Symposium on Applied Reconfigurable Computing, ARC 2016 in Applied Reconfigurable Computing - 12th International Symposium, ARC 2016, Mangaratiba, RJ, Brazil, March 22-24, 2016, Proceedings, VOLUME: 9625
INDEXADO EM: Scopus DBLP CrossRef: 11
Página 4 de 10. Total de resultados: 96.