Toggle navigation
Publicações
Investigadores
Instituições
0
Entrar
Autenticação Federada
(Clique na imagem)
Autenticação local
Recuperar Palavra-passe
Registar
Entrar
João Paulo de Castro Canas Ferreira
AuthID:
R-000-7A5
Publicações
Confirmadas
Para Validar
Document Source:
All
Document Type:
Todos os Tipos de Documentos
Proceedings Paper (58)
Article (28)
Book Chapter (7)
Editorial Material (3)
Year Start - End:
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
-
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
1993
Order:
Ano Dsc
Ano Asc
Cit. WOS Dsc
IF WOS Dsc
Cit. Scopus Dsc
IF Scopus Dsc
Título Asc
Título Dsc
Results:
10
20
30
40
50
Publicações Confirmadas: 96
81
TÃTULO:
Support for partial run-time reconfiguration of platform FPGAs
Full Text
AUTORES:
Miguel L Silva
;
Joao Canas Ferreira
;
PUBLICAÇÃO:
2006
,
FONTE:
JOURNAL OF SYSTEMS ARCHITECTURE,
VOLUME:
52,
NÚMERO:
12
INDEXADO EM:
Scopus
WOS
DBLP
CrossRef
:
20
NO MEU:
ORCID
|
ResearcherID
|
DBLP
82
TÃTULO:
Run-Time Reconfiguration Support for FPGAs with Embedded CPUs: The Hardware Layer
AUTORES:
João Canas Ferreira
;
Miguel M Silva
;
PUBLICAÇÃO:
2005
,
FONTE:
19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005
in
19th International Parallel and Distributed Processing Symposium (IPDPS 2005), CD-ROM / Abstracts Proceedings, 4-8 April 2005, Denver, CO, USA,
VOLUME:
2005
INDEXADO EM:
Scopus
DBLP
CrossRef
:
4
NO MEU:
ORCID
|
ResearcherID
|
DBLP
83
TÃTULO:
Using a tightly-coupled pipeline in dynamically reconfigurable platform FPGAs
AUTORES:
Silva, ML
;
Ferreira, JC
;
PUBLICAÇÃO:
2005
,
FONTE:
8th Euromicro Conference on Digital System Design
in
DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings,
VOLUME:
2005
INDEXADO EM:
Scopus
WOS
DBLP
CrossRef
NO MEU:
ORCID
|
ResearcherID
|
DBLP
84
TÃTULO:
A development support system for applications that use dynamically reconfigurable hardware
AUTORES:
Ferreira, JC
;
Matos, JS
;
PUBLICAÇÃO:
2004
,
FONTE:
14th International Conference on Field-Programmable Logic and Applications
in
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS,
VOLUME:
3203
INDEXADO EM:
Scopus
WOS
DBLP
NO MEU:
ORCID
|
ResearcherID
|
DBLP
85
TÃTULO:
FAFNER-Accelerating Nesting Problems with FPGAs
AUTORES:
José Carlos Alves
;
João Canas Ferreira
; Albuquerque, C;
José Fernando Oliveira
;
José Soeiro Ferreira
;
José Silva Matos
;
PUBLICAÇÃO:
1999
,
FONTE:
Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCMM 1999)
in
7th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '99), 21-23 April 1999, Napa, CA, USA
INDEXADO EM:
Scopus
DBLP
CrossRef
NO MEU:
ORCID
|
DBLP
86
TÃTULO:
A prototype system for rapid application development using dynamically reconfigurable hardware
AUTORES:
Ferreira, JC
;
Matos, JS
;
PUBLICAÇÃO:
1998
,
FONTE:
IEEE Symposium on FPGAs for Custom Computing Machines
in
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS
INDEXADO EM:
WOS
DBLP
CrossRef
NO MEU:
ORCID
|
ResearcherID
|
DBLP
87
TÃTULO:
Flexible hardware acceleration for nesting problems
AUTORES:
João Canas Ferreira
;
José Carlos Alves
; Albuquerque, C;
José Fernando Oliveira
;
José Soeiro Ferreira
;
José Silva Matos
;
PUBLICAÇÃO:
1998
,
FONTE:
Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology
in
5th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1998, Surfing the Waves of Science and Technology, Lisbon, Portugal, September 7-10, 1998 ,
VOLUME:
1
INDEXADO EM:
Scopus
DBLP
CrossRef
:
1
NO MEU:
ORCID
|
DBLP
88
TÃTULO:
Mixed hardware/software applications on dynamically reconfigurable hardware
AUTORES:
João Canas Ferreira
;
José Silva Matos
;
PUBLICAÇÃO:
1998
,
FONTE:
Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology
in
5th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1998, Surfing the Waves of Science and Technology, Lisbon, Portugal, September 7-10, 1998 ,
VOLUME:
1
INDEXADO EM:
Scopus
DBLP
CrossRef
NO MEU:
ORCID
|
DBLP
89
TÃTULO:
An Approach to Testability Improvement of Mixed-Signal Boards
AUTORES:
José Silva Matos
;
João Canas Ferreira
; Ana C Leão; José Machado da Silva;
PUBLICAÇÃO:
1994
,
FONTE:
1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30 - June 2, 1994
INDEXADO EM:
DBLP
NO MEU:
ORCID
|
DBLP
90
TÃTULO:
AN APPROACH TO TESTABILITY IMPROVEMENT OF MIXED-SIGNAL BOARDS
AUTORES:
MATOS, JS
;
FERREIRA, JC
; LEAO, AC;
PUBLICAÇÃO:
1994
,
FONTE:
1994 IEEE International Symposium on Circuits and Systems
in
1994 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: NONLINEAR CIRCUITS AND SYSTEMS (NCS) - NEURAL SYSTEMS (NEU)
INDEXADO EM:
WOS
NO MEU:
ORCID
|
ResearcherID
Adicionar à lista
Marked
Marcar Todas
Exportar
×
Publication Export Settings
BibTex
EndNote
APA
CSV
PDF
Export Preview
Print
×
Publication Print Settings
HTML
PDF
Print Preview
Página 9 de 10. Total de resultados: 96.
<<
<
2
3
4
5
6
7
8
9
10
>
>>
×
Selecione a Fonte
Esta publicação tem:
2 registos no
ISI
2 registos no
SCOPUS
2 registos no
DBLP
2 registos no
Unpaywall
2 registos no
Openlibrary
2 registos no
Handle
Por favor selecione o registo que deve ser utilizado pelo Authenticus.
×
Comparar Publicações
© 2024 CRACS & Inesc TEC - All Rights Reserved
Política de Privacidade
|
Terms of Service