David Filipe Correia Guilherme
AuthID: R-001-Q6N
1
TÃTULO: Automatic layout optimizations for integrated mosfet power stages
AUTORES: David Guilherme; Jorge Guilherme; Nuno Horta ;
PUBLICAÇÃO: 2015, FONTE: Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design
AUTORES: David Guilherme; Jorge Guilherme; Nuno Horta ;
PUBLICAÇÃO: 2015, FONTE: Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design
INDEXADO EM: 
Scopus 
CrossRef
Scopus CrossRef2
TÃTULO: Thermal-aware Floorplanning and Layout Generation of MOSFET Power Stages
AUTORES: David Guilherme; Joao Pereira; Nuno Horta ; Jorge Guilherme;
PUBLICAÇÃO: 2015, FONTE: IEEE International Symposium on Circuits and Systems (ISCAS) in 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLUME: 2015-July
AUTORES: David Guilherme; Joao Pereira; Nuno Horta ; Jorge Guilherme;
PUBLICAÇÃO: 2015, FONTE: IEEE International Symposium on Circuits and Systems (ISCAS) in 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLUME: 2015-July
3
TÃTULO: Automatic Layout Generation of Power MOSFET Transistors in Bulk CMOS
AUTORES: Guilherme, D; Horta, N ; Guilherme, J;
PUBLICAÇÃO: 2014, FONTE: 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS) in 2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS)
AUTORES: Guilherme, D; Horta, N ; Guilherme, J;
PUBLICAÇÃO: 2014, FONTE: 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS) in 2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS)
4
TÃTULO: Automatic topology selection and sizing of class-D loop-filters for minimizing distortion based on an evolutionary optimization kernel Full Text
AUTORES: David Guilherme; Jorge Guilherme ; Nuno Horta ;
PUBLICAÇÃO: 2012, FONTE: ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, VOLUME: 73, NÚMERO: 1
AUTORES: David Guilherme; Jorge Guilherme ; Nuno Horta ;
PUBLICAÇÃO: 2012, FONTE: ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, VOLUME: 73, NÚMERO: 1
5
TÃTULO: Automatic topology selection and sizing of class-D loop-filters for minimizing distortion
AUTORES: Guilherme, D; Guilherme, J ; Horta, N ;
PUBLICAÇÃO: 2010, FONTE: 2010 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, SM2ACD 2010 in 2010 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, SM2ACD 2010
AUTORES: Guilherme, D; Guilherme, J ; Horta, N ;
PUBLICAÇÃO: 2010, FONTE: 2010 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, SM2ACD 2010 in 2010 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, SM2ACD 2010
INDEXADO EM: Scopus CrossRef
Scopus CrossRef