Planar Dual-Gate Paper/Oxide Field Effect Transistors as Universal Logic Gates

AuthID
 P-00P-TJH
6
Author(s)
Gaspar, D
·
Martins, J
·
Bahubalindruni, P
·
Martins, R
Tipo de Documento
Article
Year published
2018
Publicado
in ADVANCED ELECTRONIC MATERIALS, ISSN: 2199-160X
Volume: 4, Número: 12
Indexing
Wos®
Scopus®
Crossref®24
Google Scholar®
Publication Identifiers
SCOPUS: 2-s2.0-85055740789
Wos: WOS:000452617800010
Source Identifiers
ISSN: 2199-160X
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2024 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service