A 1-Mu S Ramp Time 12-Bit Column-Parallel Flash Tdc-Interpolated Single-Slope Adc With Digital Delay-Element Calibration

AuthID
 P-00Q-0D7
3
Author(s)
Wany, M
·
Choubey, B
Tipo de Documento
Article
Year published
2019
Publicado
in IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, ISSN: 1549-8328
Volume: 66, Número: 1, Páginas: 54-67 (14)
Indexing
Wos®
Google Scholar®
Publication Identifiers
Wos: WOS:000452625900005
Source Identifiers
ISSN: 1549-8328
Export Publication Metadata
Lista Marked
 Adicionar à lista Marked
Info
At this moment we don't have any links to full text documens.

Um espaço para investigadores e suas Instituições

Links Úteis

Ajuda

© 2025 CRACS & Inesc TEC - All Rights Reserved Política de Privacidade | Terms of Service